

## COS/MOS 4-Word by 8-Bit Random-Access NDRO Memory

Binary Addressing CD4036AD, CD4036AK  
Direct Word-Line Addressing CD4039AD, CD4039AK

### Special Features:

- COS/MOS logic compatibility at all input and output terminals
- Memory bit expansion
- Memory word expansion via Wire-OR capability at the 8 INPUT-BIT and 8 OUTPUT-BIT lines

RCA type CD4036A is a single monolithic integrated circuit containing a 4-word x 8-bit Random Access NDRO Memory. Inputs include 8 INPUT-BIT lines, CHIP INHIBIT, WRITE, READ INHIBIT, MEMORY BYPASS, and 2 ADDRESS inputs. 8 OUTPUT-BIT lines are provided.

All input and output lines utilize standard COS/MOS inverter configurations and hence can be directly interfaced with COS/MOS logic devices.

CHIP INHIBIT allows memory word expansion by WIRE-ORing of multiple CD4036A packages at either the 8-bit input and/or output lines (see Fig. 19). With CHIP INHIBIT "high", both READ and WRITE operations are inhibited on the CD4036A. With CHIP INHIBIT "low", information can be written into and/or read continuously from one of the four words selected by the binary code on the two address lines. With CHIP INHIBIT "low", a "high" WRITE signal and a "low" READ INHIBIT signal activate WRITE and READ operations, respectively, at the addressed word location (see Fig. 4).

The MEMORY BYPASS signal, when "high", allows shunting of information from the 8 INPUT-BIT lines directly to the 8 OUTPUT-BIT lines without disturbing the state of the 4 words. During the bypass operation input information may also be written into a selected word location, provided the CHIP INHIBIT is "low" and the WRITE is "high". The READ operation is deactivated during the BYPASS operation because information is fed directly from the 8 INPUT-BIT lines to the 8 OUTPUT-BIT lines.

- Memory bypass capability for all bits
- Buffering on all outputs
- CD4036A—on-chip binary address decoding, separate READ INHIBIT and WRITE controls
- CD4039A—Direct word-line addressing
- Access Time—200 ns (typ.) at  $V_{DD} = 10\text{ V}$

### Applications:

Digital equipment where low power dissipation and/or high noise immunity are primary design requirements.

- Channel Preset Memory in digital frequency-synthesizer circuits
- General-purpose and scratchpad memory in COS/MOS and other low-power systems.

RCA type CD4039A is identical to the CD4036A with the exception that individual address-line inputs have been provided for each memory word in place of the binary ADDRESS, CHIP INHIBIT, and READ INHIBIT inputs. When Wire-ORing multiple CD4039A packages for memory word expansion, an individual CD4039A is selected by addressing one of its word locations. The READ operation is activated whenever a word location is addressed (via a "high" signal—see Fig. 5).

These devices will be supplied in two different 24-lead ceramic packages; the CD4036AK and CD4039AK in the flat-pack, and the CD4036AD and CD4039AD in the dual-in-line package.

**MAXIMUM RATINGS,**

*Absolute-Maximum Values:*

STORAGE-TEMPERATURE RANGE .....	-65 to +150 °C
OPERATING-TEMPERATURE RANGE .....	-55 to +125 °C
DC SUPPLY VOLTAGE RANGE (V <sub>DD</sub> - V <sub>SS</sub> ) .....	-0.5 to +15 V
DEVICE DISSIPATION (Per Package) .....	200 mW
ALL INPUTS .....	V <sub>SS</sub> ≤ V <sub>I</sub> ≤ V <sub>DD</sub>
RECOMMENDED DC SUPPLY VOLTAGE (V <sub>DD</sub> - V <sub>SS</sub> ) .....	3 to 15 V
LEAD TEMPERATURE (During Soldering) At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 seconds max. ....	265 °C

**STATIC ELECTRICAL CHARACTERISTICS**

CHARACTERISTIC	TEST CONDITIONS		LIMITS						UNITS	
			CD4036AD, CD4036AK CD4039AD, CD4039AK							
			-55 °C		25 °C		125 °C			
V <sub>O</sub> Volts	V <sub>DD</sub> Volts	Min.	Max.	Min.	Max.	Min.	Max.			
Quiescent Device Current, I <sub>L</sub>		5	—	5	—	5	—	300	μA	
		10	—	10	—	10	—	600		
Quiescent Device Dissipation/Package, P <sub>D</sub>		5	—	25	—	25	—	1500	μW	
		10	—	100	—	100	—	6000		
Output Voltage: Low-Level, V <sub>OL</sub>		5	—	0.01	—	0.01	—	0.05	V	
		10	—	0.01	—	0.01	—	0.05		
High-Level, V <sub>OH</sub>		5	4.99	—	4.99	—	4.95	—	V	
		10	9.99	—	9.99	—	9.95	—		
Threshold Voltage: N-Channel, V <sub>THN</sub> P-Channel, V <sub>THP</sub>	I <sub>D</sub> = 20 μA		1.7 typ.		1.5 typ.		1.3 typ.		V	
	I <sub>D</sub> = -20 μA		-1.7 typ.		-1.5 typ.		-1.3 typ.			
Noise Immunity, V <sub>NL</sub> (All inputs except bit inputs when in memory bypass mode.) V <sub>NH</sub>		5	1.5	—	1.5	—	1.4	—	V	
		10	3	—	3	—	2.9	—		
		5	1.4	—	1.5	—	1.5	—		
		10	2.9	—	3	—	3	—		
Output Drive Current: N-Channel, I <sub>DN</sub> P-Channel, I <sub>DP</sub>	Normal Read Modes	0.5	5	0.12	—	0.10	—	0.07	—	mA
		0.5	10	0.30	—	0.25	—	0.17	—	
	9.5	10	-0.12	—	-0.10	—	-0.07	—	mA	
Output Drive Current: N-Channel, I <sub>DN</sub> P-Channel, I <sub>DP</sub>	Memory Bypass Mode +	0.5	5	0.04	—	0.03	—	0.02	—	mA
		0.5	10	0.09	—	0.075	—	0.05	—	
		4.5	5	-0.04	—	-0.03	—	-0.02	—	mA
		9.5	10	-0.09	—	-0.075	—	-0.05	—	
Input Current, I <sub>I</sub>		—	—	—	—	10 typ.	—	—	pA	

+ Bit inputs driven from low-impedance driver.

**CD4036A, CD4039A**

**DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$  and  $C_L = 15\text{ pF}$   
Typical Temperature Coefficient for all values of  $V_{DD} = 0.3\%/^\circ\text{C}$**

CHARACTERISTIC	TEST CONDITIONS	CD4036AD, CD4036AK CD4039AD, CD4039AK			UNITS	
		V <sub>DD</sub> Volts	Min.	Typ.		Max.
Read Delay Time, $t_{rd}$ (Access time) Read Inhibit (RI) $t_{rdR}$ Chip Inhibit (CI) $t_{rdCI}$ Memory Bypass (MB) $t_{rdMB}$ Address <sup>1</sup> (ADD)	Output tied through 100 k $\Omega$ to V <sub>SS</sub> for data output "high" and to V <sub>DD</sub> for data output "low"	5	—	375	750	ns Note 4
		10	—	150	300	
		5	—	500	1000	ns Note 4
		10	—	200	400	
		5	—	375	750	ns
		10	—	150	300	
Write Set-up Time <sup>2</sup> , $t_{WS}$		5	250	125	—	$\mu\text{s}$
		10	100	50	—	
Write Removal Time <sup>3</sup> , $t_{WR}$		5	0	0	—	ns
		10	0	0	—	
Write Pulse Duration, $t_W$		5	150	75	—	ns
		10	60	30	—	
Data Set-up Time <sup>5</sup> , $t_{DS}$		5	—	0	0*	ns
		10	—	0	0*	
Data Overlap Time <sup>6</sup> , $t_{DO}$		5	100*	50	—	ns
		10	40*	20	—	
Output Transition Time, $t_{THL}$ $t_{TLH}$		5	—	200	400	ns
		10	—	100	200	
Input Capacitance, $C_i$	Any Input		—	5	—	pF

1. For CD4036A only, remove 100-k $\Omega$  test condition and write all 1's in word one, and all 0's in word two, or vice versa.
2. Delay from change of ADDRESS or CHIP-INHIBIT signals to application of WRITE pulse.
3. Delay from removal of WRITE pulse to change of ADDRESS or CHIP-INHIBIT signals.
4. Values for CD4036AD and CD4036AK only.
5. The time that DATA signal must be present before the WRITE pulse removal.
- \* Max. indicates satisfactory operation if  $t_{DS}$  equals or exceeds this value.
6. The time that DATA signal must remain present after the WRITE pulse removal.
- \* Min. indicates satisfactory operation if  $t_{DO}$  equals or exceeds this value.

**HANDLING CONSIDERATIONS**

Although protection against electrostatic effects is provided by built-in circuitry, the following handling precautions should be taken:

1. Soldering iron tips and test equipment should be grounded.
2. Devices should not be inserted in non-conductive containers such as conventional plastic snow or trays.

**OPERATING CONSIDERATIONS**

1. Low impedance pulse generators or power supplies connected to the inputs of these devices must be disconnected before the dc power supply is turned off.
2. All unused input leads should be connected to either V<sub>SS</sub> or V<sub>DD</sub>, whichever is appropriate for the logic circuit involved.




Fig. 1—CD4036A—logic block diagram.




Fig. 2—CD4039A—logic block diagram.





Fig. 3a)—CD4036AD and CD4036AK terminal assignments.



b)—CD4039AD and CD4039AK terminal assignments.




Fig. 4—CD4036A timing diagram.







Fig. 5—CD4039A timing diagram.




**Fig. 6—Typical n-channel drain characteristics.**




**Fig. 7—Typical p-channel drain characteristics.**



**Fig. 8—Typical read delay time vs.  $C_L$ .**



**Fig. 9—Typical transition time vs.  $C_L$ .**



**Fig. 10—Typical power dissipation vs. frequency.**

**TEST CIRCUITS**




Fig. 11—Quiescent current (CD4036A).




Fig. 12—Quiescent current (CD4039A).




Fig. 13—Noise immunity.




Fig. 14—Operating life.




Fig. 15—Biased life.




Fig. 16—Drive current.





Fig. 17—Threshold voltage.


**RCA CMOS LSI Products**  
**CD4036A, CD4039A**



**Fig. 18—Three-decade programmable + N counter with 4-channel preset memory settings for frequency synthesizers.**

The divide-by-N counter system shown in Fig. 18 is programmable from 2 to 999. Four counter-preset words, selected by means of the rotary switches, can be stored in the CD4039A devices and can be

read into each CD4018A by simply addressing the proper word. Note that the CD4029A (see Bulletin File No. 503) Presettable Up/Down Counter with BCD decade counting can also be used to perform the basic counting function.



**Fig. 19—General-purpose memory storage—8 words x 16 bits (RAM or ROM).**