NSTRUMENTS Data sheet acquired from Harris Semiconductor

# SCHS096

# CMOS FIFO Register

4 Bits X 16 Words High-Voltage Types (20-Volt Rating)

CD40105B is a low-power first-in-first-out (FIFO) "elastic" storage register that can store 16 4-bit words. It is capable of handling input and output data at different shifting rates. This feature makes it particularly useful as a buffer between asynchronous systems.

Each word position in the register is clocked by a control flip-flop, which stores a marker bit. A "1" signifies that the position's data is filled and a "O" denotes a vacancy in that position. The control flip-flop detects the state of the preceding flip-flop and communicates its own status to the succeeding flip-flop. When a control flip-flop is in the "O" state and sees a "1" in the preceding flip-flop, it generates a clock pulse that transfers data from the preceding four data latches into its own four data latches and resets the preceding flip-flop to "0". The first and last control flip-flops have buffered outputs. Since all empty locations "bubble" automatically to the input end, and all valid data ripple through to the output end, the status of the first control flip-flop (DATA-IN READY) indicates if the FIFO is full, and the status of the last flip-flop (DATA-OUT READY) indicates if the FIFO contains data. As the earliest data are removed from the bottom of the data stack (the output end), all data entered later will automatically propagate (ripple) toward the output.

Loading Data -- Data can be entered whenever the DATA-IN READY (DIR) flag is high, by a low to high transition on the SHIFT-IN (SI) input. This input must go low momentarily before the next word is accepted by the FIFO. The DIR flag will go low momentarily, until the data have been trans-


#### Features:

- Independent asynchronous inputs and outputs
- 3-state outputs Expandable in either direction
- Status indicators on input and output = Reset capability
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range): 1 V at  $V_{DD} = 5 V$ 2 V at  $V_{DD} = 10 V$  2.5 V at  $V_{DD} = 15 V$
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

ferred to the second location. The flag will remain low when all 16-word locations are filled with valid data, and further pulses on the SI input will be ignored until DIR goes high.

Unloading Data - As soon as the first word has rippled to the output, DATA-OUT READY (DOR) goes high, and data can be removed by a falling edge on the SO input. This falling edge causes the DOR signal to go low while the word on the output is dumped and the next word moves to the output. As long as valid data are available in the FIFO, the DOR signal will go high again signifying that the next word is ready at the output. When the FIFO is empty, DOR will remain low, and any further commands will be ignored until a "1" marker ripples down to the last control register,

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to VSS Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT ±10mA
POWER DISSIPATION PER PACKAGE (PD):
For T <sub>A</sub> = -55°C to +100°C
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$ Derate Linearity at $12mW/^{\circ}C$ to $200mW$
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> )55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max



#### Applications:

CD40105B Types

- Bit rate smoothing
- CPU/terminal buffering
- Data communications
- Peripheral buffering
- Line printer input buffers
- Auto dialers
- CRT buffer memories
- Radar data acquisition

when DOR goes high. Unloading of data is inhibited while the 3-state control input is high. The 3-state control signal should not be shifted from high to low (data outputs turned on) while the SHIFT-OUT is at logic 0. This level change would cause the first word to be shifted out (unloaded) immediately and the data to be lost.

Cascading - The CD40105B can be cascaded to form longer registers simply by connecting the DIR to SO and DOR to SI. In the cascaded mode, a MASTER RESET pulse must be applied after the supply voltage is turned on. For words wider than 4 bits, the DIR and the DOR outputs must be gated together with AND gates. Their outputs drive the SI and SO inputs in parallel, if expanding is done in both directions (see Figs. 3 and 15).

3-State Outputs - In order to facilitate data busing, 3-state outputs are provided on the data output lines, while the load condition of the register can be detected by the state of the DOR output.

Master Reset - A high on the MASTER RESET (MR) sets all the control logic marker bits to "0". DOR goes low and DIR goes high. The contents of the data register are not changed, only declared invalid, and will be superseded when the first word is loaded. The shift-in must be low during Master Reset.

The CD40105B types are supplied in 16lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

3-383


3

CD40105B Types

## RECOMMENDED OPERATING CONDITIONS at 25°C, Except as Noted

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V <sub>DD</sub>	LIM	UNITS	
	(V)	Min.	Min. Max.	
Supply-Voltage Range (For T <sub>A</sub> = Full Package – Temperature Range)		3	18	v
Shift-In or Shift-Out Rate	5 10 15		1.5 3 4	MHz
Shift-In Pulse Width (Pin 3)	5 10 15	200 80 60		ns
Shift-Out Pulse Width (Pin 15)	5 10 15	180 75 55		กร
Shift-In or Shift-Out Rise Time	5 10 15	-	15 15 15	μs
Shift-In Fall Time	5 10 15	-	15 15 15	μs
Shift-Out Fall Time	5 10 15	-	15 5 5	μs
Data Hold Time	5 10 15	350 150 120		'ns
Master Reset Pulse Width	5 10 15	220 90 60	-	ns



INPUT BUFFERS OUTPU 00 ④ ദ്രംഗ 4×16 DATA REGISTER (**R**) OI DI (5) (M) 02 D2 (6 03 (7 (10) 03 1) 3-STATE CONTROL DATA-OUT READY (DOR) CONTROL-LOGIC -@ SHIFT OUT (SO) SHIFT IN (SI) • ٢ RESET 92CS-2728382 Fig. 2 - CD40105B functional block diagram.

à






Fig. 3 - Expansion, 4-bits wide-by-16 N-bits long.





current characteristics.

Fig. 1 — Logic diagram for the CD401058.

## STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							U N I T
	V <sub>O</sub> (V)	V <sub>IN</sub>		-55	-40	+85	+125	Min.	+25 Typ.	Max.	S
		0,5	.5	5	5	150	150		0.04	5	
Quiescent	_	0,10	10	10	10	300	300		0.04	10	
Device Current,	_	0,15	15	20	20	600	600		0.04	20	μA
IDD Max.		0,20	20	100	100	3000	3000		0.08	100	
<b>A</b>	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		
Output Low (Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
OL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	
0	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
Output High (Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current,	9.5	0,10	10	1.6	-1.5	-1,1	-0.9	-1.3	-2.6	-	
OH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_	
Output Voltage:		0,5	5	0.05					0	0.05	
Low-Level,	·	0,10	10	0.05				· _	0	0.05	
VOL Max.	_	0,15	15	0.05				. —	0	0.05	] v
Output		0,5	5	4.95				4.95	5	-	
Voltage:	—	0,10	10	9.95				9.95	10	_	
High-Level, V <sub>OH</sub> Min.	_	0,15	15	14.95				14.95	15	-	1
Input Low	0.5,4.5	-	5	1.5 – –					-	1.5	$\vdash$
Voltage	1,9	-	10	3			-		3		
VIL Max.	1.5,13.5	-	15	4				· _	-	4	۱v
Input High	0.5,4.5	_	5	3.5				3.5	-	·—	
Voltage,	1,9	_	10	7				7	-	-	
V <sub>IH</sub> Min.	1.5,13.5	_	15	. 11			11	-	-		
Input Current I <sub>{N</sub> Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>5</sup>	±0.1	μA
3-State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12	-	±10 <sup>4</sup>	±0.4	μ






Fig. 9 – Typical dynamic power dissipation as a function of frequency.



test circuit.



3

COMMERCIAL CMOS HIGH VOLTAGE ICs




Fig. 8 - Typical transition time as a function of load capacitance.




Fig. 11 - Quiescent-device-current test circuit.

# DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C; Input t<sub>r</sub>,t<sub>f</sub> = 20 ns, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200 k $\Omega$

CHARACTERISTIC	TEST CONDI	LIMITS			UNITS	
		V <sub>DD</sub> (V)	Min.	Тур	Max.	
Propagation Delay Time:		5	-	185	370	1
Shift-Out or Reset to Data-Out		10		90	180	កទ
Ready, tpHL		<sup>-</sup> 15	-	65	130	
<u> </u>		5		160	320	<u> </u>
Shift-In to Data-In Ready, tpHL		10		65	130	ns
	· ·	15	_	45	90	
		5	_	210	420	
Shift-Out to Q <sub>n</sub> Out,		10	_	100	205	ns
tPHL, tPLH		15	. –	70	150	
		5		140	280	
3-State Control to Data Out		10:	.* <b>-</b>	140 60	120	ns .
Note 1 <sup>t</sup> PZH, tpZL		15	_	40	80	115 -
						<u> </u>
	14. 	-5	. <del></del> .	100	200	
tpHZ, tpLZ		10	-	50	100 80	ns
		15		40		
Ripple-Through Delay Input to Output,		5	·	2	4	· ·
<sup>t</sup> PLH		10	_	1	2	μs
1 617		15	-	0.7	1.4	
		5	-	100	200	
Transition Time, t <sub>THL</sub> , t <sub>TLH</sub>		- 10	<del>.</del>	50	100	ាន ្ល
		15	_	40	80	
Maximum Shift-In or Shift-Out Rate,		5	1.5	3	i de la	-
f		. 10	3	6	-	MHz.
		15	4	8	-	
Minimum Shift-In Pulse Width,		5		100	200	
		10	_	40	80	ns
(Pin 3) tw		15	-	30	60	
		5	_	90	180	
Minimum Shift-Out Pulse Width,		10	_	35	75	ns
(Pìn 15) <sup>t</sup> WL		15	_	25	55	
		5			15	
Maximum Shift-In or Shift-Out Rise		. 10	_	· _	15	μs .
Time, t <sub>r</sub>	- A.	15	_	_	15	<b>~</b>
		· · · · · ·	<u> </u>	,: vi		<u> </u>
Maximum Shift-In Fall Time,		5 10	-	-	15	
the second s		10	-	_	15 15	μs
- the second					10	
Maximum Shift-Out Fall Time,		5	-	· —	15	
		10	-	-	5	μs
F		15			5	
Minimum Data Colum Tin		5	_	-	0	
Minimum Data Setup Time, t <sub>SU</sub>		10	_	-	0	กร
		15			0	<b> </b>
Minimum Data Hald Th		5		175	350	1
Minimum Data Hold Time, t <sub>H</sub>		10		75	150	ns
		.15		60	120	L
		5		260	520	
Data-In Ready Pulse Width, twL		10	-	100	200	ns
(Pin 2)		15	-	70	140	
		5		220	440	1. S
Data-Out Ready Pulse Width, t <sub>WL</sub>		10		90	180	ns
(Pin 14)		15	_	65	130	
Minimum Master Darre Dute Mitist		5	_	100	200	
Minimum Master Reset Pulse Width,		10	_	45	90	ns
twh		15				l
****		ן וט ו	-	30	60	






Fig. 12 - Input-voltage test circuit.








TERMINAL ASSIGNMENT

Note 1: The Output Enable Line (Pin 1) should be low for limits specified.

51 1. 220



COMMERCIAL CMOS HIGH VOLTAGE IC8

3

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated